Verilog jobs
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
Featured Job Postings from the Web
|
|||
| May 11 | Lead Electrical Design Engineer | GE Industrial, Fanuc | Raleigh, NC |
|
and simulation tools including Hyperlynx, Verilog and ModelSim. Must be U.S. Citizen or have valid Green Card. ============================================== GE... more |
|||
| May 10 | Verilog Engineer | Employment Trends | Portland, OR |
|
Verilog Engineer.This individual will write Verilog; write test designs and test plans; and work with Mentor HDS tools.Qualified Candidates will have the following skills and... more |
|||
| May 10 | Sr. Image Sensor Design Engineer | Fairchild Imaging | Milpitas, CA |
|
Knowledge and experience in Verilog a must. Ability to perform physical transistor level layout. Knowledge ... Knowledge of high-level hardware description language (Verilog)... more |
|||
| May 10 | Electrical Engineers (ASIC Design) | TAC Worldwide Companies | Austin, TX |
|
Digital ASIC Design Engineer using Verilog, logic simulation, functional ... micro-architecture, implementing RTL Verilog, functional simulation and... more |
|||
| May 10 | Sr. Level Digital ASIC Design Engineer | TAC Worldwide Companies | Austin, TX |
|
7-12 years professional experience) using Verilog, logic simulation, functional verification, and synthesis of complex real time signal processing and data conversion ASICs in a... more |
|||
| May 10 | Senior DSP & Mixed Signal Design Engineer | Dallas, TX | |
|
ASIC design and verification o Custom DSP core design o Cadence, Verilog, VerilogA,... more |
|||
| May 10 | Senior Analog & Mixed Signal Design Engineer | Phoenix, AZ | |
|
crystal oscillators and low noise VCO's Cadence, Verilog, VerilogA, Matlab,... more |
|||
| May 10 | Hardware Engineer | Pctel | Germantown, MD |
|
GHz; PWB layout; intermediate experience in Verilog FPGA design, DSP algorithms, digital design and Matlab simulation; basic understanding of Digital Signal Processing... more |
|||
| May 10 | Hardware Engineer | Intel | Santa Clara, CA |
|
Very High Level Design Language (VHDL) or Verilog* Experience with Field Programmable Gate Array (FPGA) design Ability to clearly communicate technical ideas across disciplines... more |
|||
| May 10 | Hardware Engineer | Intel | Phoenix, AZ |
|
Very High Level Design Language (VHDL) or Verilog* Experience with Field Programmable Gate Array (FPGA) design Ability to clearly communicate technical ideas across disciplines... more |
|||
| May 09 | Electrical Engineers (Digital ASIC Design) | TAC Worldwide | Austin, TX |
|
ASIC Design Engineer using Verilog, logic simulation, functional verification, and synthesis of complex real time signal processing and data conversion ASICs in a mixed signal... more |
|||
| May 09 | Sr. Level Digital ASIC Design Engineer | TAC Worldwide | Austin, TX |
|
7-12 years professional experience) using Verilog, logic simulation, functional verification, and synthesis of complex real time signal processing and data conversion ASICs in a... more |
|||
| May 09 | Validation Engineer | Hillsboro, OR | |
|
Pre-Silicon validation Verilog Modelsim VCS Debussy C++... more |
|||
| May 08 | Senior Engineer, ASIC Design/Verification | Marvell Technology Group | Chandler, AZ |
|
fix any bugs in the FPGA rtl (VHDL or Verilog), synthesize, place and route, and ... and Xilinx ISE- Debug existing VHDL and Verilog designs- Experience with... more |
|||
| May 08 | Engineer, VLSI Design | Marvell Technology Group | Santa Clara, CA |
|
for other projects. * Asic design (Verilog/VHDL RTL Coding, Logic Synthesis, ... of backend flow.* Tools: Design Compiler, Verilog-XL, Primetime, Verplex LEC,... more |
|||
| May 08 | Senior Asics Design Engineer | Scientific Atlanta | Lawrenceville, GA |
|
Required Experience: 2 years of Verilog, C or C++ programming Preferred Experience: simulation or synthesis background EDA Tools - NCsim, DC Shell, Primetime etc.... more |
|||
| May 08 | Architect, DSP | Marvell Technology Group | Santa Clara, CA |
|
Verilog design skills is a... more |
|||
| May 08 | Electrical Engineer | Microsoft | Redmond, WA |
|
years EE experienceWorking knowledge of Verilog, Design entry, and layoutExperience with executing electronic boards with/via external vendorsUnderstanding of PCB layout design... more |
|||
| May 08 | ASIC Design Engineer | RGA Associates | Santa Clara, CA |
|
mixed-signal circuits designs Familiar with Verilog and/or VHDL Strong background in ... ?????????????Related Keywords: ASIC, Design Engineer, EDA Design, DSP, Verilog,... more |
|||
| May 08 | Electrical Engineer | Tekwork | Tucson, AZ |
|
Ability to write complex programs using Verilog Setting up test programs using LabVIEW, and exercise basic analog design techniques (e.g. interfacing analog and digital circuits)... more |
|||
| May 08 | Engineer, Senior Logic Design | Marvell Technology Group | Austin, TX |
|
system architecture, and experience with Verilog and/or VHDL. Working knowledge of Perl and shell programming would an added advantage. Exposure to image processing algorithms and... more |
|||
| May 08 | Architect | Marvell Technology Group | Santa Clara, CA |
|
? Working knowledge of... more |
|||
| May 08 | Senior Asics Design Engineer | Scientific-atlanta | Lawrenceville, GA |
|
exp.Minimum Required Experience:2 years of Verilog, C or C++ programmingPreferred Experience:Simulation or synthesis backgroundEDA Tools NCsim, DC Shell, Primetime etc. (plus)Work... more |
|||
| May 08 | Systems Engineer | Wallach Associates | District Of Columbia |
|
fixed and floating point algorithms to VHDL/Verilog, simulation, verification, and validation on the target platforms. Individual will be working with the signal processing... more |
|||
| May 08 | Research Programmer 1 | Wallach Associates | Arlington, VA |
|
Three years or more experience in Java, VHDL, Verilog, JHDL, and JBits programming languages.US citizenship is required. Applicant selected will be subject to a security... more |
|||
| May 07 | Hardware Engineer - Video Electronics | Nesco Engineering & IT | White Plains, NY |
|
products -- Extensive knowledge of VHDL and Verilog HDL with synthesizable and behavioral constructs, emphasis on synthesis -- Knowledge of Synplify HDL FPGA synthesis S/W --... more |
|||
| May 07 | Test Engineer Staff (2008-4-44) | L-3 Interstate Electronics | Anaheim, CA |
|
logic devices utilizing VHDL or VERILOG HDLs. - Experience with LabView, Protel and or Cadence EDAs tools is a plus.?BENEFITS EFFECTIVE IMMEDIATELY: Work on a Campus Setting. 9/80... more |
|||
| May 07 | High Speed Digital Design Engineer | Johns Hopkins Applied Physics Lab | Laurel, MD |
|
Develop and implement firmware or VHDL/Verilog code to support high speed (>1 Gb/s) digital signal processing. Assist in the integration and test of developed electronics/code... more |
|||
| May 06 | Design Engineer - RFID Board / System - Design / Engineering | Cybercoders Engineering | San Jose, CA |
|
and processor bring up and test FPGA Verilog logic design Trouble-shooting ... System, Engineer, Radio Frequency, RF, RFID, Verilog, VHDL, C/C , Linux,... more |
|||
| May 06 | Logic Designer, FPGA, ASIC, Networking, Telecom, Start Up | Cybercoders Engineering | Campbell, CA |
|
Up, Design, Verification, Microprocessor, Verilog If you are a Logic Designer with ... Up, Design, Verification, Microprocessor, Verilog and you are interested in working... more |
|||
| May 05 | Electrical Engineer | Sparton | De Leon Springs, FL |
|
Must have experience in Verilog/VHDL, for FPGA and CPLD design, experience with product EMC, ESD, signal integrity and PCB design issues. C, C++ or assembler a plus. This... more |
|||
| May 04 | Senior DSP & Mixed Signal Design Engineer | CTR Professionals, A Divsion of CTR Group | Dallas, TX |
|
ASIC design and verificationo Custom DSP core designo Cadence, Verilog, VerilogA,... more |
|||
| May 03 | Design Verification Engineer-CONTRACT | Express Employment Professionals | Eau Claire, WI |
|
candidate will be knowledgeable in Verilog and/or VHDL; C/C , Java, or other ... industry-standard simulators (VCS, MTI, NC-Verilog); gate-level simulation techniques;... more |
|||
| May 03 | Senior Analog & Mixed Signal Design Engineer | CTR Professionals, A Divsion of CTR Group | Phoenix, AZ |
|
crystal oscillators and low noise VCO''s Cadence, Verilog, VerilogA, Matlab,... more |
|||
| May 02 | FPGA Manager | Spartan Resources | Alpharetta, GA |
|
team focused specifically with System Verilog based FPGA testbenches. ... design tool experience including HDL (VHDL/Verilog) and FPGA circuit simulation... more |
|||
| May 02 | Senior Design Verification Engineer | TriStar Search | San Jose, CA |
|
Verilog, SystemC, C++ experience required. Solid OOPs programming skills and strong verification skills: test planning, problem solving and debug techniques are required. Prefer... more |
|||
| May 02 | Sr. Digital IC Design Engineer (Tempe, AZ) | Nxp | Tempe, AZ |
|
Synchronous/Asynchronous RTL design using Verilog/System Verilog constructs, design verification using Cadence tools, static timing analysis, synthesis, formal... more |
|||
| May 01 | Medical Device Electrical Engineer | Aerotek CE | Orlando, FL |
|
Skills: **Experience in Verilog / VHDL, for FPGA and CPLD design.** **Experience with product EMC, ESD, signal integrity and PCB design issues.** **Experience with C, C++ or... more |
|||
| Apr 30 | PVP Verification Engineer | Collabera | Sunnyvale, CA |
|
checking, etc) Experience with modelsim, verilog, database management tools, etc Random env experience/error checking - block level Regression env experience - creating regression... more |
|||
| Apr 30 | Research Programmer 1 | Wallach Associates (npa Inc) | Arlington, VA |
|
Three years or more experience in Java, VHDL, Verilog, JHDL, and JBits programming languages. US citizenship is required. Applicant selected will be subject to a security... more |
|||
| Apr 26 | Senior Electrical Engineer | Optovue | Fremont, CA |
|
system architect specifications. ?Design Verilog rtl for FPGA that contains all the ... ?Proficiency in Xilinx FPGA design using Verilog programming languages... more |
|||
| Apr 26 | Embedded Software Engineer | Itasca, IL | |
|
and/or familiarity with DSPs or VHDL/Verilog will be an asset but is not requiredAll candidates must be legally eligible to work in the United States without sponsorship and... more |
|||
| Apr 25 | Engineer, Staff Verification Engineer | Marvell Technology Group | Santa Clara, CA |
|
and debug- Familiarity with VHDL/Verilog, System Verilog, VERA. Specman or object oriented approach to the test bench development- Programming skills scripting skills with 4+... more |
|||
| Apr 25 | Sr. Digital IC Design Engineer | Top Echelon Network | Boston, MA |
|
Extensive experience in Verilog HDL and Synopsys tool suite required. Handle division of labor among team members. Responsible to gather peer feedback and develop performance... more |
|||
| Apr 25 | FPGA Designer | National Engineering Service | Woburn, MA |
|
All code must be written in Verilog and will probably involve multiple clock domains. This person should also have experience with writing module and device level simulations... more |
|||
| Apr 25 | FPGA Engineer-Phoenix,AZ | Essex | Phoenix, AZ |
|
Candidate will implement the approved design using VHDL or Verilog ... FPGA design and implementation with VHDL or Verilog for Xilinx or Altera devices.... more |
|||
| Apr 25 | FPGA Engineer | Essex | San Diego, CA |
|
Candidate will implement the approved design using VHDL or Verilog ... FPGA design and implementation with VHDL or Verilog for Xilinx or Altera devices.... more |
|||
| Apr 25 | Hardware Test Engineer-San Diego, CA | Essex | San Diego, CA |
|
? Knowledge of VHDL/Verilog programmable logic design is a plus. ? Up to 25 percent travel required. ? U.S. Citizenship is required; recent or active security clearance preferred.... more |
|||
| Apr 25 | LOGIC VERIFICATION ENGINEER | Ctg - Computer Task Group | Endicott, NY |
|
to be skilled in reading design RTL in Verilog and VHDL, interpreting design ... LOGIC, VERIFICATION, VHDL AND/OR VERILOG, TESTBENCH... more |
|||
| Apr 25 | Consultant | Oxford Global Resources | Maynard, MA |
|
REQUIRED/MANDATORY SKILLS: ASIC Verification, SystemC or System Verilog DESIRED/OPTIONAL SKILLS: Vera, understanding of effective use of assertions and functional... more |
|||
|
More Job Postings from the Web
|
|||
| May 11 | E1441:Electrical Engineer Asc | Lockheed Martin | Texas |
|
Tools like Mentor Graphics, FPGA Synth VHDL Verilog Leonardo, Quicksim, Renoir, Septer, Synplicity, Synplify, Synopsys, Actel Designer, MaxPlus, MathSoft, Mathcad, Mathworks,... more |
|||
| May 11 | Senior/Staff Software Engineer - Emulator | Modicom | Santa Clara, CA |
|
VHDL or Verilog * Some experience with VHDL/Verilog simulators or emulators * Basic knowledge of digital circuits * Agility, innovativeness and excellent communication... more |
|||
| May 11 | Staff Physical ASIC Design Engineer | Zoran | Sunnyvale, CA |
|
Knowledge in Verilog RTL and gate-level netlist structures are also... more |
|||
| May 11 | Senior Mixed Signal Design Engineer | Modicom | Sunnyvale, CA |
|
IC design tools (Spectre / Virtuoso), Verilog or VHDL, and MatLab. * Experience designing in several different CMOS process... more |
|||
| May 11 | Senior EDA Software Engineer | CAE Recruiters | Waltham, MA |
|
Must have experience in Verilog or VHDL, Unix. Must have strong analytical skill and problem solving skill. Strong C (or C++) programming skill is required. Knowledge of interface... more |
|||
| May 11 | Senior PLL Design Engineer | Modicom | Sunnyvale, CA |
|
IC design tools (Spectre / Virtuoso), Verilog or VHDL, and MatLab. * Experience designing in several different CMOS... more |
|||
| May 11 | Lead Electrical Design Engineer | GE Industrial, Fanuc | Raleigh, NC |
|
and simulation tools including Hyperlynx, Verilog and ModelSim. Must be U.S. Citizen or have valid Green Card. ============================================== GE... more |
|||
| May 10 | Verilog Engineer | Employment Trends | Portland, OR |
|
Verilog Engineer.This individual will write Verilog; write test designs and test plans; and work with Mentor HDS tools.Qualified Candidates will have the following skills and... more |
|||
| May 10 | Senior ASIC Verification Engineer (System Verilog) | Koa Networks | Palo Alto, CA |
|
design verification environment using Verilog/System Verilog/System Verilog ... and debugging of modules in Verilog/System Verilog as needed. ? Works with... more |
|||
| May 10 | SR ASICS DESIGN ENG | Scientific Atlanta | Lawrenceville, GA |
|
Required Experience: 2 years of Verilog, C or C++ programming Preferred Experience: simulation or synthesis background EDA Tools NCsim, DC Shell, Primetime etc. (plus) % Work... more |
|||
| May 10 | Sr. Image Sensor Design Engineer | Fairchild Imaging | Milpitas, CA |
|
Knowledge and experience in Verilog a must. Ability to perform physical transistor level layout. Knowledge ... Knowledge of high-level hardware description language (Verilog)... more |
|||
| May 10 | ASIC Development/Design Engineer | LSI LOGIC | Austin, TX |
|
4 years of experience in HDLs (Verilog and/or VHDL) and Synopsys based Synthesis. C, C++, and/or Perl knowledge is a plus. Excellent communication skills. Should be self-starters... more |
|||
| May 10 | Sr. ASIC Design Engineer | Eliteteck | San Jose, CA |
|
on working capability on ASIC Synthesis, verilog simulation andtiming verification.- ... ASIC Implementation, Cadence, Synopsys, Verilog, SOC, Sub Micron Design... more |
|||
| May 10 | Electrical Engineers (ASIC Design) | TAC Worldwide Companies | Austin, TX |
|
Digital ASIC Design Engineer using Verilog, logic simulation, functional ... micro-architecture, implementing RTL Verilog, functional simulation and... more |
|||
| May 10 | ASIC Design Engineer | LSI LOGIC | Longmont, CO |
|
of Verilog or VHDL design languages, (Verilog plus) ? Excellent technical ... Responsibilities include developing both Verilog RTL and gate level... more |
|||
| May 10 | Sr. Level Digital ASIC Design Engineer | TAC Worldwide Companies | Austin, TX |
|
7-12 years professional experience) using Verilog, logic simulation, functional verification, and synthesis of complex real time signal processing and data conversion ASICs in a... more |
|||
| May 10 | Senior Hardware / FPGA Design Engineer | Technology Collaborative | State College, PA |
|
designing and developing with VHDL and/or Verilog, and FPGAs. You must be familiar ... (ModelSim, Xilinx) 5+ years in VHDL and/or Verilog design, simulation, testbench... more |
|||
| May 10 | Senior DSP & Mixed Signal Design Engineer | Dallas, TX | |
|
ASIC design and verification o Custom DSP core design o Cadence, Verilog, VerilogA,... more |
|||
| May 10 | Senior Analog & Mixed Signal Design Engineer | Phoenix, AZ | |
|
crystal oscillators and low noise VCO's Cadence, Verilog, VerilogA, Matlab,... more |
|||
| May 10 | Hardware Engineer | Intel | Santa Clara, CA |
|
Very High Level Design Language (VHDL) or Verilog* Experience with Field Programmable Gate Array (FPGA) design Ability to clearly communicate technical ideas across disciplines... more |
|||
| May 10 | FPGA Engineer | General Dynamics C4 Systems | Scottsdale, AZ |
|
design model. 2. Develop the HDL (VHDL/Verilog) design entry, simulate and synthesize the digital model. 3. Perform board test and timing analysis on the FPGA design. 4. Interface... more |
|||
| May 10 | Hardware Engineer | Intel | Phoenix, AZ |
|
Very High Level Design Language (VHDL) or Verilog* Experience with Field Programmable Gate Array (FPGA) design Ability to clearly communicate technical ideas across disciplines... more |
|||
| May 10 | Verification Manager | Koa Networks | San Jose, CA |
|
Fluency with Verilog (preferably SystemVerilog) and C/C++/SystemC is required. Good knowledge of scripting in Perl or other scripting language is necessary as well. Experience... more |
|||
| May 10 | Electrical Engineering Co-Op | General Electric Company | Billerica, MA |
|
Digital design skills, FPGA design, Verilog, VHDL Soldering skills Schematic capture and PCB layout skills. General GE Sensing & Inspection Technologies is part of GE Enterprise... more |
|||
| May 10 | Engineer, Sr. Staff Design (DFT) | Broadcom | Sunnyvale, CA |
|
Familiarity with Verilog, VHDL, Perl, TCL Familiarity with Synthesis, Static Timing Analysis and some exposure to physical design tools. Strong experience with Logic Vision's... more |
|||
| May 10 | Research Scientist - PhD in EECS | Lyric Semiconductor | Massachusetts |
|
with Java, C++, Python,aMATLAB, SPICE, Verilog, System C, andaany other programming language you encounter Ability to guide research by proving analytical bounds Careful attention... more |
|||
| May 10 | Lead Electrical Design Engineer | GE Fanuc Intelligent Platforms | Raleigh, NC |
|
and simulation tools including Hyperlynx, Verilog and ModelSim.* Must be U.S. Citizen or have valid Green Card.===============================================GE Applicants:* You... more |
|||
| May 09 | ARM based processor Verification/Simulation hardware engineer | Advanced Engineering Resources | San Jose, CA |
|
The work involves VHDL, Verilog and C languages ... ARM based processors, verification/simulation, VHDL, Verilog,... more |
|||
| May 09 | Sr. Verification Engineer | San Jose, CA | |
|
ASIC design & verification; use System Verilog, Verilog, C++, & Vera languages, PERL, networking protocols, & verification methodologies (like VMM &... more |
|||
| May 09 | Senior Design Engineer | Integrated Device Technology | San Jose, CA |
|
support; ASIC des & verification, using Verilog & Sys Verilog languages, & using Perl scripting language; use computer architecture, comm, & network theories. Submit resume to... more |
|||
| May 09 | Engineering | Dolphin Technology | San Jose, CA |
|
Dsgn Engr (Job ID#DE0408) req MS in EE/CE or related & Verilog, VHDL, SPICE, circuit ... Memory Dsgn Engr (Job ID#MDE0508) req MS in EE or related & 1 yr exp & Verilog, SPICE,... more |
|||
| May 09 | ASIC Verification Engineer | Koa Networks | San Jose, CA |
|
+2 years experience with Specman or System Verilog Constrained Random test-bench ... with CPU-based, C test development ? RTL Design Understanding (Verilog... more |
|||
| May 09 | HVL Verification Engineer | Advanced Engineering Resources | Sunnyvale, CA |
|
experience (spec to tapeout)- expertise in verilog, VHDL (some level), perl, C- ... with HVLS such as specman, system verilog/vera Specifically, we're seeking... more |
|||
| May 09 | Hardware Designer - ASIC Video | Koa Networks | Sunnyvale, CA |
|
Primary responsibility will be microarchitectural definition & Verilog design of hardware ... 5+ yrs exp in design Highly proficient with Verilog Proficient with C/C++ programming... more |
|||
| May 09 | CPU Verification Engineer | Innovative LOGIC | Santa Clara, CA |
|
Good experience with CPU pipelining and verilog HDL Black box and white box testing and good debug skills BS/MS with at least 5 years of verification... more |
|||
| May 09 | Electrical Engineers (Digital ASIC Design) | TAC Worldwide | Austin, TX |
|
ASIC Design Engineer using Verilog, logic simulation, functional verification, and synthesis of complex real time signal processing and data conversion ASICs in a mixed signal... more |
|||
| May 09 | Sr. Level Digital ASIC Design Engineer | TAC Worldwide | Austin, TX |
|
7-12 years professional experience) using Verilog, logic simulation, functional verification, and synthesis of complex real time signal processing and data conversion ASICs in a... more |
|||
| May 09 | STUDENT INTERN - Logic Design/Simulation | Sun Microsystems | Austin, TX |
|
Hardware Description Language (HDL) such as Verilog* Strong understanding of computer ... designing and implementing with the Verilog HDL.* An understanding of design... more |
|||
| May 09 | Senior Mixed Signal Designer | Modicom | San Jose, CA |
|
circuit design experience - Spice/SPECTRE - Verilog-A/Verilog-AMS experience an advantage - Demonstrated success on multiple product developments - Demonstrated success in block... more |
|||
| May 09 | 8448 - Intern (Tech Prof) | Synopsys | Mountain View, CA |
|
Thorough understanding of Verilog, SystemVerilog and C++. Strong mathematics background... more |
|||
| May 09 | Electrical Engineer (ASIC Design) | TAC Worldwide Companies | Austin, TX |
|
Digital ASIC Design Engineer using Verilog, logic simulation, functional ... micro-architecture, implementing RTL Verilog, functional simulation and... more |
|||
| May 09 | Design Engineer | Nation Hire | Colorado Springs, CO |
|
simulators (SPICE), logic simulators (Verilog or equivalent), and schematic ... Integrated circuits, analog, spice, verilog, microprobe, labview, Other Desired... more |
|||
| May 09 | ASIC Verification Engineer (3176) | QLogic | California |
|
programming, especially with System Verilog Experience with networking is a plus Must possess excellent written & verbal communications... more |
|||
| May 09 | Senior ASIC Design Engineer | Koa Networks | Milpitas, CA |
|
Base-band modem RTL design/verification in Verilog RTL ? FPGA and ASIC syntheis, timing analysis ? Familiarity with MATLAB programming ?... more |
|||
| May 09 | Validation Engineer | Hillsboro, OR | |
|
Pre-Silicon validation Verilog Modelsim VCS Debussy C++... more |
|||
| May 09 | Sr. ASIC Verification Engineer | Koa Networks | Santa Clara, CA |
|
Simulate and verify RTL code (Verilog/VHDL) and gate-level for digital sub-systems of system-on-a-chip (SOC). Achieve maximum coverage to ensure first working... more |
|||
| May 09 | Electrical Engineer | Intel | Hillsboro, OR |
|
Very High-level Design Language (VHDL) or Verilog* - Understanding of high speed signaling concepts, signal integrity issues - Proficiency utilizing equipment to develop designs,... more |
|||
| May 09 | Senior Verification Engineer -SystemVerilog/VERA | Innovative LOGIC | Portland, OR |
|
tasks very efficiently. Expertise in verilog, SystemVerilog/VERA (SV, VMM/RVM) Good experience in perl, C/C++ Expert in directed testing Good knowledge of randamized testing Some... more |
|||
| May 09 | HW Engineer - Intern | Intel | Phoenix, AZ |
|
Familiarity with hardware design languages (Verilog, System Verilog and/or VHDL)br /middot; Familiarity with computer architecture, RTL design, modeling concepts in functional and... more |
|||
| May 09 | Engineer, VLSI Design | Marvell | Santa Clara, CA |
|
Designbr /Qualifications: * Asic design (Verilog/VHDL RTL Coding, Logic Synthesis, ... flow.br /middot; Tools: Design Compiler, Verilog-XL, Primetime, Verplex LEC, Astrobr... more |
|||