FPGA Jobs
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
More Job Postings from the Web
|
|||
| Jun 23 | Verification Technology & Methodology consultant AE | Cadence Design Systems | England, AR |
|
The verification application engineer is key to the success of our customers as they design ever increasingly complex ASIC?s which push the limits for effective verification which more |
|||
| Jun 19 | Administrative Assistant | Cadence Design Systems | Berkeley, CA |
|
Meeting Coordinator: ? Coordinates the Director?s intricate calendar ? Schedules meetings ? Assists in the preparation of larger events ? Prepares conference rooms for meetings ? more |
|||
| Jun 17 | Service Revenue Associate Accountant | Cadence Design Systems | Sandy, UT |
|
Looking for an individual with strong core accounting skills. Will have a variety of responsibilities related to the Services Organization's Monthly and Quarterly Close processes more |
|||
| Jun 16 | Staff Product Engineer Chip Planning Solutions | Cadence Design Systems | San Jose, CA |
|
For this position we need someone who can work equally well as an individual contributor, or in group setting. Person must be current with leading EDA technologies as well as the more |
|||
| Jun 05 | Intern | Cadence Design Systems | San Jose, CA |
|
Summer intern to work on optimizing the Cadence Chip Planning System (CCPS) administration interface. [90 days] The administration interface enables IP librarians to manage their more |
|||
| Jun 05 | Intern | Cadence Design Systems | San Jose, CA |
|
Intern Summer intern to work on expanding content collection facilities in ChipEstimate.com infrastructure. The ChipEstimate.com chip planning portal is an ecosystem comprised of more |
|||
| Jun 04 | SMCS SW Developer for Model Based Verification | Cadence Design Systems | San Jose, CA |
|
San Jose based position in leading edge technology group. We are looking for a special person looking to impact the future of physical IC design and DFM. This position is for more |
|||
| Jun 04 | Senior Project Manager | Cadence Design Systems | Cary, NC |
|
Manage analog design and methodology projects for key customers (schedule, cost, & scope). Position Requirements BSEE minimum with knowledge of analog design and design more |
|||
| Jun 04 | Sr Quality Consultant/Program Manager for Engineering Productivity Tools | Cadence Design Systems | San Jose, CA |
|
This is a high profile position that provides unique opportunities to influence Cadence business unit and divisional product development methods and to ensure that those methods more |
|||
| May 30 | Engineering Group Director | Cadence Design Systems | San Jose, CA |
|
Facilitate and coordinate development of Customer driven next generation Solutions that span multiple Business Units and product R&D groups Work with Sales, Marketing, Applicatin more |
|||
| May 30 | Internal Audit/Compliance Accountant | Cadence Design Systems | Utah |
|
Location: Sandy, UT Department: Internal Audit & SOX Relocation Provided: No Education Required: Bachelors Degree Experience Required: 3 - 5 Years Position Description: This more |
|||
| May 30 | Senior R&D Engineer | Cadence Design Systems | San Jose, CA |
|
This is senior R&D position for the development of low power verification tools as a part of Cadence's Power Forward initiative, the engineer in the position will define and more |
|||
| May 29 | Brazil Course Instructor CT2 Semiconductor Business Processes BG01 | Cadence Design Systems | San Jose, CA |
|
Requires understanding of the IC ecosystem and the semiconductor industry in general, as well as business issues and processes that are important in these companies, including more |
|||
| May 29 | Brazil Course Instructor CT2 IC Packaging BG03 | Cadence Design Systems | San Jose, CA |
|
BSEE or equivalent experience with modern Silicon Package Board (SPB) co-design, System-in-Package (SiP ) and System-on-package (SoP). Working knowledge of commercial IC Packaging more |
|||
| May 28 | Brazil Lab Instructor CT2 Digital Tools Training LD1A & LD1B Sep 2008 | Cadence Design Systems | San Jose, CA |
|
lab instructor for the following courses: Verilog Language and Application (BD01) (LD1A) SystemVerilog Language and Application (BD02) (LD1A) Incisive Simulation (BD02) more |
|||
| May 27 | Sr Software Engineer, RF Simulation | Cadence Design Systems | San Jose, CA |
|
This position is for a circuit simulator developer responsible for designing, implementing and maintaining the transistor level RF circuit simulation software. The candidate must more |
|||
| May 22 | Director, Global Services Operations | Cadence Design Systems | San Jose, CA |
|
The Director of Global Services Operations will report directly to Cadence?s CVP of Professional Services and will work closely with this executive to grow Cadence?s Services more |
|||
| May 21 | Software Engr, Analog CAD | Cadence Design Systems | Pittsburgh, PA |
|
Would you like to help revolutionize the world of Analog Circuit Design? The Virtuoso GXL Constraint & Analog Placement team is creating the capabilities that will drive the next more |
|||
| May 16 | Technician I | Cadence Design Systems | San Jose, CA |
|
Strong basic electronic & logic skills, ability to read and interpret electronic drawings & schematic diagrams. Experienced in large system configurations with extensive more |
|||
| May 08 | Core Comp Functional Verification | Cadence Design Systems | San Jose, CA |
|
Verification Planning and Management Specific Requirements Methodology ? Hands on experience running VPLs including discovery, scoping, project planning and customer more |
|||
| Apr 30 | SW Developer physical IC Extraction Tools (RC) | Cadence Design Systems | San Jose, CA |
|
This person is responsible for designing, developing, troubleshooting and debugging RC extraction and modeling programs. This person should understand challenges in advanced more |
|||
| Apr 30 | Architect - Fusion Infrastructure | Cadence Design Systems | San Jose, CA |
|
Senior software developer in charge of complex subsystems for dynamic language platforms. Responsibilities include design, implementation and delivery of compilers, debugger, IDE more |
|||
| Apr 23 | Principal Product Engineer [Litho] | Cadence Design Systems | San Jose, CA |
|
We are looking for a strong Product Engineer to take ownership of a new product in the Cadence DFM Platform. the litho physical analyzer. We want someone who is able to diagnose more |
|||
| Apr 15 | Software engineer Advanced Physical Design | Cadence Design Systems | San Jose, CA |
|
To work, as a member of a team, on the representation and manipulation of a logical netlist, which is linked to physical data, within SOCE. The candidate should be knowledgeable more |
|||
| Apr 09 | Operations Manager | Cadence Design Systems | San Jose, CA |
|
Responsibilities: ?Responsible for driving and defining scalable business processes in the area of Product Management like : oProduct Life Cycle Management oStreamline Product more |
|||
| Apr 08 | Staff Business Systems Analyst | Cadence Design Systems | San Jose, CA |
|
The SAP SD Business Systems Analyst will be part of the team responsible for analysis, design and development of software solutions based on application service Requests, more |
|||
| Apr 08 | Internal Audit/Compliance Accountant | Cadence Design Systems | Sandy, UT |
|
This person will be responsible for assisting with the development and execution of internal audit plans. Duties include working with the Cadence?s internal audit/compliance more |
|||
| Mar 21 | R&D Engineering, Static Timing Analysis | Cadence Design Systems | San Jose, CA |
|
Encounter Timing System is a new static timing analysis tool. We are seeking an enthusiastic and knowledgeable software engineer to augment the R&D team architecting, developing more |
|||
| Mar 21 | Sr SW Engr, Algorithms | Cadence Design Systems | San Jose, CA |
|
The candidate's primary responsibility is to design, develop & implement advanced algorithms for in the field of delay calculation and signal integrity analysis. The work will more |
|||
| Mar 19 | Sr System-Level Application Engr | Cadence Design Systems | San Jose, CA |
|
We are looking for an Application Engineer to work on the exciting, high growth, new technology area of System Level Design & Verification. Successful candidates will have a good more |
|||
| Mar 18 | Sr Sales Technical Leader ..Encounter Platform | Cadence Design Systems | San Jose, CA |
|
Lead Technical Sales Campaigns in Cadence ICD tools portfolio. Help Proliferate Cadence ICD technology in multiple strategic accounts in Bay Area. Support Gates to GDS II flow more |
|||
| Mar 14 | Principal Accountant - Services Revenue | Cadence Design Systems | Sandy, UT |
|
This Principal Accountant will have a variety of responsibilities related to the Services Organization's Monthly and Quarterly Close processes and procedures including preparation more |
|||
| Mar 13 | Sr Software Engr, Analog Mixed Signal RF simulation | Cadence Design Systems | San Jose, CA |
|
This position is for fast spice circuit simulator technical leader responsible for designing, implementing and maintaining full chip transistor level circuit simulation software more |
|||
| Mar 13 | Software Architect, Analog Mixed Signal RF simulation | Cadence Design Systems | San Jose, CA |
|
This position is for fast spice circuit simulator technical leader responsible for designing, implementing and maintaining full chip transistor level circuit simulation software more |
|||
| Mar 13 | Software Engr, Analog Mixed Signal RF simulation | Cadence Design Systems | San Jose, CA |
|
This position is for fast spice circuit simulator software engineer responsible for designing, implementing and maintaining full chip transistor level circuit simulation software more |
|||
| Mar 13 | R&D Lead SW Engr | Cadence Design Systems | San Jose, CA |
|
This position is for an R&D lead engineer to assist in the development of core timing engine used by static timing analysis and optimization. The candidate will be responsible for more |
|||
| Mar 13 | Sr Software Engr, Analog Mixed Signal RF simulation | Cadence Design Systems | San Jose, CA |
|
This position is for fast spice circuit simulator technical leader responsible for designing, implementing and maintaining full chip transistor level circuit simulation software more |
|||
| Mar 11 | Marketing Intern | Cadence Design Systems | San Jose, CA |
|
Responsibilities ? Market analysis of Enterprise Software market as it relates to Cadence strategy ? Help in the researching and developing business impact for strategic options more |
|||
| Mar 11 | Sr. Network Engineer | Cadence Design Systems | San Jose, CA |
|
A mid-level network engineer to perform the following duties: ? General LAN/WAN support for world-wide sites ? LAN/WAN on-call for world-wide sites ? LAN ticket resolution for more |
|||
| Mar 06 | Program Manager - Central Operations | Cadence Design Systems | San Jose, CA |
|
Responsible for program management of cross-functional and cross-business unit projects usually involving software engineering infrastructure. There will be a recurring annual more |
|||
| Feb 08 | Senior EDA Software Developer | Cadence Design Systems | San Jose, CA |
|
We?re looking for a strong software engineer to work on the development of a new product. The successful candidate should have extensive experience developing high-quality, more |
|||
| Jan 16 | Analog IC Layout Engineer | Cadence Design Systems | Columbia, MD |
|
Layout engineer capable of producing quality layouts of analog/mixed-signal circuit blocks. Responsibilities include all facets of the back-end flow, from initial floorplanning more |
|||
| Jan 16 | Customer Application Engineer - DFM | Cadence Design Systems | England, AR |
|
Responsible for supporting customers to evaluate, adopt and use Cadence IC Design for Manufacturing tools (DFM) e.g. DRC, LVS, extraction, Litho and CMP verification, DFM aware more |
|||
| Jan 15 | PDK Developer | Cadence Design Systems | Columbia, MD |
|
Create, test, and support analog Process Design Kits (PDKs) for use with the Cadence AMS IC design tools. Create full front and back end PDK including symbols, CDFs, callbacks, more |
|||
| Dec 20 | System Verilog AE Expert | Cadence Design Systems | Louisville, CO |
|
As a Field Application Engineer in Cadences Verification Division you will consult with customers on Advanced Verification Methodologies and Technologies with a focus on more |
|||
| Dec 19 | System Verilog AE Expert | Cadence Design Systems | San Jose, CA |
|
We are looking for an AE that can consult with customers on their Advanced Verification Environments written in System Verilog. You will be responsible for pre/post sales support more |
|||
| Dec 06 | Senior EDA Software Developer | Cadence Design Systems | San Jose, CA |
|
We?re looking for a strong software engineer to work on the development of a new product. The successful candidate should have extensive experience developing high-quality, more |
|||
| Nov 07 | Web Developer - San Jose | Cadence Design Systems | California |
|
Position Overview Cadence is looking for an experienced individual to be part of our corporate Interactive Marketing team. The team is responsible for Cadence.com and other more |
|||
| Sep 19 | Lead Sales Applications Engineer for Advanced Verification Methodologies | Cadence Design Systems | San Jose, CA |
|
As a Sales Technical Leader involved in the sales process you will be responsible for supporting Incisive Advanced Verification Methodologies and the flows to implement them in more |
|||
